DSP techniques for implementation of perfectly matched layer for truncating FDTD domains

O. Ramadan; A.Y. Oztoprak

Abstract:

A new algorithm for implementing the perfectly matched layer (PML) using digital signal processing (DSP) is presented for truncating finite difference time-domain (FDTD) domains. The algorithm is based on incorporating digital filtering techniques into the PML formulation. A simple, unsplit-field and material independent PML formulation is achieved.

Published in: Electronics Letters (Volume: 38, Issue: 5, 28 Feb 2002)

Page(s): 211 - 212

Date of Publication: 07 August 2002

Print ISSN: 0013-5194

INSPEC Accession Number: 7222102

DOI: 10.1049/el:20020173

Publisher: IET

Sponsored by: Institution of Engineering and Technology

Available at: https://ieeexplore.ieee.org/document/990200